Introduction
Thin-filn CMOS/SOI technologies are well adapted to high-speed digital circuits [1] . Dynamic Id(Vs,) and Ib(Vs,) curves are described in Fig.1 , the current limiter prevents the body potential (Vo,) 
Performances Comparison
The main advantage for low-voltage operation provided by FB SOI devices is the dynamic V, lowering. During gate switching, the body is capacitively coupled to the gate and Vo, is raised. Fig.3 shows the simulated response to a fast switching of the transistor, Vo, reaches 0.43V when Vrr:1V and the saturation current is 30% higher compared with bulk.
Junction capacitances are increased due to the positive V6r, therefore speed gain will depend on the capacitive load of the gates. Fig.4 
